A compact all-digital duty-cycle and phase-skew correction circuit for quadrature data rate interface-based DRAM applications is presented. To improve the correction time, this work adopts a successive approximation register controller for both duty-cycle and phase-skew correction. The proposed correction circuit has been fabricated in a 65 nm CMOS technology with a die area of 0.086 mm 2 . The duty-cycle and phase-skew of 4-phase outputs are corrected with 56 cycles. The measured duty-cycle error and phase-skew are below ²1% and ²5 ps, respectively.
Introduction
Recently, many VLSI chips have suffered interconnection bandwidth issues between chips, boards and modules. To relieve the bandwidth bottleneck for highperformance computing, networking and graphics applications, several I/O interface circuit techniques have been presented. The use of rising and falling edge of a multi-phase clock signal can be one of the solutions [1] . To increase per-pin data rate for graphics applications including game consoles, the state-of-the-art graphic DRAMs adopt quadrature data rate (QDR) interface [2, 3, 4] . In these QDR interface-based DRAMs, the multi-phase clocks with a low duty-cycle error and phase-skew is required for the improvement of the timing margin.
However, while the duty cycle correction methods [5, 6, 7, 8] have been extensively reported, an integrated structure that performs both duty-cycle correction and phase-skew correction in the QDR interface circuit has not been reported substantially. The control by the finite state machine (FSM) with many resistors and counters for the duty-cycle and phase-skew correction in [9] has a disadvantage of slow correction time and hardware overhead of the die area. In this letter, to improve the correction time, an all-digital successive approximation register (SAR)-controlled correction circuit is proposed, which has the correction time of 56 cycles while estimating the correction time of several thousand cycles of the FSM-controlled correction circuit. Our previous works of [7, 8] have only corrected the duty-cycle, but this work is the first to apply a SAR-controller for both dutycycle and phase-skew correction.
2 Proposed SAR duty-cycle and phase-skew corrector 2.1 Architecture and operational principle The published duty-cycle and phase-skew correction circuits can be classified with the feedback type and the non-feedback type as shown in Table I . The feedback type has advantages in correction range and resolution, while the non-feedback type has advantages in correction time and power consumption. This work exploits the feedback to improve the power consumption performance and solve problems of the conventional non-feedback correctors. In addition, in the DRAM applications with the power-down mode, in order to keep the correction information during the power-down mode, the correction control has to be digitally controllable.
The overall appearance of the proposed duty-cycle and phase-skew correction circuit is shown in Fig. 1 . The correction circuit has two input clocks with a phase difference of 90 degree and 4-phase output clocks. The circuit consists of a pair of duty-cycle corrector for adjusting the pulse width of the clock, a pair of delay lines for phase alignment by phase-skew correction, 1-bit duty-cycle and phase-skew detector with two MUXs and an edge combiner, its SAR controller and output buffers. Before phase-skew correction, first duty-cycle correction loop for CK in 0 and second duty-correction loop for CK in 90 operate sequentially. The duty-cycle correction end signals CORR_ DONE[1:0] select the detector input with two MUXs, an edge combiner of one AND gate and two /2 dividers. During the phase-skew correction, the blue lined signals CK pc and CK out 90 are used as input and reference clocks of the detector. The detector checks whether or not the positive duty-rate of CK with a reference clock REF. Fig. 2 shows the operational procedure for each correction. In the actual implementation, since the SAR controller uses a 4-divided clock, which results that each duty-cycle correction requires 20 cycles and phase-skew correction requires 16 cycles, the total correction time takes 56 cycles based on CK in 0. Since the correction time difference is determined by each target correction range, the phase-skew correction time is shorter. The design target specifications for duty-cycle and phase-skew correction ranges are AE120 ps and AE50 ps, respectively.
Circuit implementation
The proposed correction circuit exploits all-digital duty-cycle correction circuits of previous work [8] as shown in Fig. 3 . The basic amount of delay cell provided by the duty-cycle corrector with 5-bit control bits from the SAR controller is 450 ps and the resolution is 5 ps, which is same with one of the phase-skew correction delay lines. The range of the input clock is 30% to 70% and operating frequency capable of duty-cycle correction is 900 MHz to 1.1 GHz. Compared with [9] , by adopting the edge combiner with 2 input clocks, this work reduces the dynamic power consumption in the edge combiner. To minimize the phase-skew between CK out 0 and CK out 180 (CK out 90 and CK out 270), output buffers contain the interpolating single-to-differential converter [10]. The prototype of the proposed correction circuit has been implemented and fabricated with 65 nm CMOS technology with a supply voltage of 1.2 V. The active die area without I/O pads and coupling capacitors is 0.086 mm 2 as shown in Fig. 4 . The chip has been mounted on a standard PCB and wire-bonded for testing. Fig. 5 shows input and output waveforms at 1 GHz when; (a) Input duty-cycle is 50%, input phase error is −40 ps, (b) Input duty-cycle is 70%, input phase error is +35 ps, (c) Input duty-cycle is 30%, input phase error is −40 ps, (d) Input dutycycle is 30%, input phase error is +35 ps. In each case, it can be seen that both 50% duty-cycle and 250 ps phase-difference are satisfied. respectively. Fig. 6 summarizes the measured duty-cycle and phase-skew correction error. In all cases, output duty-cycle and phase-skew correction error is measured within AE1% and AE5 ps, respectively. The measured rms and peak-to-peak jitter for 1 GHz is 2.98 ps and 19.38 ps, respectively. 
Conclusion
In conclusion, the performance comparisons with published works of the all-digital correction circuits are listed in Table II . The proposed compact circuit with SAR controller supports both duty-cycle and phase-skew correction. It can be effectively used to reduce correction time and power consumption in QDR interface-based DRAM applications. 
